MSVPWM Based-SAPF For Harmonic Mitigation in The Distribution Network Under Unbalanced Condition

Haider Muhamad Husen
Electrical Department
Kalar Technical Institute
Sulaimani Polytechnic University
Kalar, Iraq
haider.husen@spu.edu.iq

Salar Ahmed Qadir
Electrical Department
Kalar Technical Institute
Sulaimani Polytechnic University
Kalar, Iraq
salar.qadir@spu.edu.iq

ABSTRACT
Unbalanced input source voltages generate extra current harmonics in addition to non-linear loads which distorts the power quality in the entire power systems. Three-phase multi-level neutral point clamped (NPC) converter based shunt active harmonic filter (SAHF) are used as a solution to overcome problems due to current harmonics. In this work, synchronous reference frame (d-q) algorithm is selected to detect the harmonic current components, Proportional-integral (PI) controller is utilized to ameliorate the storage of energy in the dc-link capacitor and the multilevel space vector pulse width modulation (MSVPWM) strategy determines the switching pulses of NPC inverter. Under balanced input supply voltages condition, the proposed MSVPWM achieved a mitigation of source current THD of 3.58 % as compared to 28.57 % prior to compensation on non-linear load. Furthermore, the MSVPWM technique was compared with and without compensation under unbalanced input source voltages and the results shows that the proposed method achieved reduction in source current THD of 3.96 % as compared to 29.76 % after and before compensation respectively. The proposed MSVPWM based-SAPF model was also compared with conventional SVPWM under balanced and unbalanced input supply voltages conditions. The results show that MSVPWM performed better than CSVPWM. The simulated results obtained by MATLAB/SIMULINK power system environment. All the results for the presented work are within IEEE-519 harmonics standard with non-linear loads under balanced and unbalanced voltages condition.

Keywords: Harmonics, DQ-theory, Multilevel Inverter (MLI), Diode Clamping Inverter, CSVPWM, SAHF.

Copyright © 2020 Kurdistan Journal of Applied Research. All rights reserved.
1. INTRODUCTION

Power quality is fundamentally the criterion of the three-phase source voltages. Imbalanced three-phase supply voltage in the distribution power system network is one of the disturbances that attenuate the power system quality [1, 2, and 3]. When the amplitude of three-phase voltages are unsymmetrical and are not exactly in (120°) phase shift, then the three-phase voltages is called imbalanced [1, 4]. Total harmonic distortion (THD) in the distribution network increases due to disturbed three-phase power system. Consequently, polluted the power quality of supply [5]. The vulnerability of electrical equipment with automated processing industry in low power quality drives to significant economic damages [6]. To remove the harmonics of source line current, the passive power filter were used. However, the conventional passive L-C power filter have the drawback are bulkiness, fixed compensation and generates frequency resonance problems with other elements. As a result, the harmonic distortion in the source line current increased [7, 8, and 9]. In consequence of advances in power electronics devices, shunt active harmonic filter for harmonics repression in exporter harmonic current presented on the transmission line at a closest point to non-linear loads are developed [10]. The techniques employed to extract the reference signal currents, strategies for generation the switching gate signals, inverter topologies and controller selected for dc-bus reference voltage determine the efficiency of SAPF [4]. Among the various techniques, to extract the current harmonics, SRF algorithm widely used for reference currents signal generation. Consequently, to its directness, accuracy and offer best stability when compared to other techniques [11]. Conventional SVPWM is prominent as less harmonic distortion and higher dc-voltage utilization [12]. Traditional space vector pulse width modulation (TSVPWM) utilize symmetrical time of zero vector is better-known to create fewer harmonic than Carrier-Based PWM (CBPWM) [13]. Three-phase multi-level diode clamped converter (DCC) is renowned for digital controller implementation and reduced harmonics. Switching pulses signal of VSI are generating by three-level SVPWM technique for better output voltage level [14]. This paper concentrated on the source current harmonics mitigation in power system distribution network. After explore and evaluation different types of switching sequences technique in harmonics reduction. Consequently, a three-level SVPWM (MSVPWM) method is presented for the suppression of supply current harmonics in power network. The performance of the evolution model with balanced and unbalanced power supply voltages condition is compared for CSVPWM based SAPF and three-level SVPWM based SAPF. The simulation results shown the efficiency of the proposed multi-level SVPWM based SAPF in reduced of source current harmonics.

2. SHUNT ACTIVE HARMONIC FILTER COMPENSATOR

As a result of non-linear loads, both reactive power and harmonic currents contaminating the power supply network. To overcome this power quality issues, a SAPF is employed to inject an appropriate currents into the power distribution system at a point of line named as point of common coupling to compensate the current harmonics and reactive power, thereby SAPF compensator provided unity power factor. As demonstrated in Fig. 1. A typical structure of the SAPF connected to main voltage supply which consist of three-level voltage source inverter (VSI) with dc-bus capacitor acts as current controlled selected neutral point clamped (NPC) inverter, reference currents signal generation employed synchronous reference frame (SRF) algorithm and multilevel (MSVPWM) technique implemented for switching signal generation [15].
2.1 Topology of Neutral Point Clamped Converter
An insulated gate bipolar transistor based three phase multi-level neutral point clamped inverter is illustrated in Fig. 2, where one leg comprises of four power electronic switches (IGBT) shunted with ordinary freewheeling diodes. Two capacitors ($C_1$ and $C_2$) are employed to supply neutral point (zero voltage) at center between them. To clamp the inner two switches ($S_2$ and $S_3$) of single leg to half level ($V_{dc}/2$) of dc-reference voltage, the two diodes ($D_1$ and $D_2$) link-up to neutral point and accordingly well-known diode clamping inverter [16].

![Figure 2: Three-level NPC inverter](image)

Switching states of phase leg in three phase multi-level diode clamping inverter is illustrated in Table 1. When switching status is positive, it shows that the switches ($S_1$ and $S_2$) are linked to positive terminal of dc-link voltage and pole voltage is ($V_{AO}$), which indicates the pole voltage is ($+V_{dc}/2$). Whereas the switching status is negative, it exhibit that the switches ($S_3$ and $S_4$) are joined to negative side of dc-link.
voltage, which denotes the pole voltage \((V_{AO})\) is \((-V_{dc}/2)\). While the switching status is zero, display that the switches \((S_2\) and \(S_3)\) are switched ON. Therefore, the pole voltage \((V_{AO})\) is zero voltage \((0)\) through one of the clamping diodes \((D_1\) and \(D_2)\) according to the path of load current.

<table>
<thead>
<tr>
<th>Switching Status</th>
<th>(S_1)</th>
<th>(S_2)</th>
<th>(S_3)</th>
<th>(S_4)</th>
<th>Pole Voltage</th>
</tr>
</thead>
<tbody>
<tr>
<td>Positive</td>
<td>Active</td>
<td>Active</td>
<td>Inactive</td>
<td>Inactive</td>
<td>(+V_{dc}/2)</td>
</tr>
<tr>
<td>Zero</td>
<td>Inactive</td>
<td>Active</td>
<td>Active</td>
<td>Inactive</td>
<td>0</td>
</tr>
<tr>
<td>Negative</td>
<td>Inactive</td>
<td>Inactive</td>
<td>Active</td>
<td>Active</td>
<td>(-V_{dc}/2)</td>
</tr>
</tbody>
</table>

2.2 Synchronous Rotating Reference Frame (D-Q) Theory

To extract the reference current signals \((i_{abc-ref stationary reference frame})\) from the load currents, synchronous rotating frame (d-q) theory is applied. In SRF algorithm the load currents in three-phase stationary reference frame \((i_{abc stationary reference frame})\) is converted into stationary two-phase \((i_{d-q stationary reference frame})\) by utilized Clarke transformation as shown in equation (1)[17]

\[
\begin{bmatrix}
i_{La} \\
i_{Lb}
\end{bmatrix} = \begin{bmatrix}
\frac{1}{\sqrt{3}} & -\frac{1}{2} & \frac{1}{2} \\
0 & \frac{\sqrt{3}}{2} & -\frac{\sqrt{3}}{2}
\end{bmatrix}
\begin{bmatrix}
i_{La} \\
i_{Lb} \\
i_{Lc}
\end{bmatrix}
\]

(1)

By exploited synchronous rotating frame \((dq reference frame)\), expression of load currents is given by equation (2)

\[
\begin{bmatrix}
i_{Ld} \\
i_{Lq}
\end{bmatrix} = \begin{bmatrix}
\sin \theta & -\cos \theta \\
\cos \theta & \sin \theta
\end{bmatrix}
\begin{bmatrix}
i_{La} \\
i_{Lb}
\end{bmatrix}
\]

(2)

The synchronous angular position of the phase voltage is represented by \((\theta)\). As a result of non-linear load, the load currents in SRF technique (d-q components) are distorted by harmonic currents. Therefore, the load currents become as in equation (3)

\[
\begin{bmatrix}
i_{Ld} \\
i_{Lq}
\end{bmatrix} = \begin{bmatrix}
i_{Ld} + \tilde{i}_{d} \\
i_{Lq} + \tilde{i}_{q}
\end{bmatrix}
\]

(3)

Constituents of load currents are direct current \((dc)\) and alternating current \((ac)\), where represents fundamental and distorted respectively in d-q reference frame. Consequently, the alternating current \((ac)\) components of d-q reference frame after eliminated from distorted load currents by using low pass filter \((LPF)\) are converted to stationary two-phase \((i_{d-q stationary reference frame})\) as in equation (4)

\[
\begin{bmatrix}
i_{d} \\
i_{q}
\end{bmatrix} = \begin{bmatrix}
\sin \theta & -\cos \theta \\
\cos \theta & \sin \theta
\end{bmatrix}^{-1}
\begin{bmatrix}
i_{Ld} \\
i_{Lq}
\end{bmatrix}
\]

(4)

Thus, reference harmonic signals in stationary two-phase \((i_{d-q stationary reference frame})\) are generated as in equation (5)
$\begin{bmatrix} i_{a-ref} \\ i_{b-ref} \end{bmatrix} = \begin{bmatrix} \sin \theta & \cos \theta \\ -\cos \theta & \sin \theta \end{bmatrix} \begin{bmatrix} \tilde{i}_{ld} \\ \tilde{i}_{dq} \end{bmatrix}$

Consequently, stationary two phase reference frame ($i_{a-b-ref stationary reference frame}$) is transformed to three-phase ($i_{abc-ref stationary reference frame}$) by utilizing inverse matrix of Clarke transformation and thereby will be employed to generation of reference signal currents as in equation (6)

$\begin{bmatrix} i_{a-ref} \\ i_{b-ref} \\ i_{c-ref} \end{bmatrix} = \begin{bmatrix} 1 & 0 & 0 \\ \frac{-1}{2} & \frac{\sqrt{3}}{2} & 0 \\ \frac{1}{2} & \frac{-\sqrt{3}}{2} & 0 \end{bmatrix} \begin{bmatrix} i_{a-ref} \\ i_{b-ref} \end{bmatrix}$

2.3 SVPWM With Various Levels For SAPF
2.3.1 Two-Level SVPWM Algorithm

A three phase two level voltage supply inverter which dedicates vectors as a reference voltage by employing a specific switching sequences of the six electronic switches it is called SVPWM control technique, where creates a fewer harmonics in source currents. Furthermore, a SVPWM utilize source voltage more efficient than conventional PWM. With a view to provides the reference voltage approach to the rotating flux, the SVPWM algorithm employed eight arranges of various switch modes of three phase two level voltage supply bridge-inverter, which includes two zero voltage vectors ($V_0$ and $V_1$) and six active voltage vectors ($V_1, V_2, V_3, V_4, V_5, V_6$) by used Clarke transformation to convert stationary three phases voltage ($V_{abc stationary reference voltage}$) to stationary two phase ($V_{αβ stationary reference voltage}$). As depicted in Fig. 3.a, the hexagonal of space vectors is created by two zero vectors and six active vectors as symbolized by $V_0(000), V_1(100), V_2(110), V_3(010), V_4(011), V_5(001), V_6(101), V_7(111)$. The spatial plane ($αβ reference frame$) divided into six sectors (I-VI) by six active vectors with angle (60°) between the two nearest active vectors.

To approximate the vector of reference voltage to the rotating flux of three phase induction machines, the equations (7-8) are applied to constituted reference voltage vector ($V_{ref}$) by voltage vector ($V_1$) and voltage vector ($V_2$) in sector-I as clarified by Fig. 3.b.

$T_s \overline{V_{ref}} = T_1 \overline{V_1} + T_2 \overline{V_2}$

$T_s = T_1 + T_2 + T_0$

Where ($T_s$) is sample time of SVPWM, time period of ($V_1$ and $V_2$) are represented by ($T_1$ and $T_2$), and ($T_0$) is time period of zero vector. Switching modes of SVPWM in first sector (I) are sketched in Fig. 3.c, where time period ($T_1$ and $T_2$) of active vector($V_1$ and $V_2$) is symmetrically split into two portions and time period ($T_0$) for both zero vectors ($V_0$ and $V_7$) is equally divided. Therefore, the sequence ($V_0-V_1-V_2-V_7-V_6-V_1-V_0$) is corresponding to the switching in the time period of space vector pulse width modulation. Consequently, the switching losses and current harmonics are minimized as a result of applied switching sequence which presents one switches during of switching mode switches. The switching time of SVPWM depends on the time period ($T_1, T_2, T_0$) as given in equations (9, 10, and 11) for each sector [18].
Figure 3: Two-level SVPWM. (a) Sectors and voltage vectors. (b) Created of reference voltage. (c) Switching modes in sector-I

\[
T_1 = \frac{\sqrt{3} T_x}{V_{dc}} \left( \sin \frac{n}{3} \pi \cos \alpha - \cos \frac{n}{3} \pi \sin \alpha \right) 
\]

(9)

\[
T_2 = \frac{\sqrt{3} T_x}{V_{dc}} \left( -\cos \alpha \sin \frac{n-1}{3} \pi + \cos \frac{n-1}{3} \pi \sin \alpha \right) 
\]

(10)

\[
T_0 = T_2 - T_1 - T_2 
\]

(11)

### 2.3.2 A Three-Level SVPWM For SAPF

Reference voltage \(V_{ref}\) in a space reference frame can be provided from three phase supply voltage \(V_{abc stationary reference frame}\) at fundamental frequency \(f_1\) by employed Clarke transformation \(V_{ab stationary reference frame}\). Phase leg of three phase three
level neutral point clamped converter operation comprised of three switching status (Positive, Negative, and Zero), thereby this inverter is called three level NPC inverter. Accordingly, overall of switching statuses of three phase three level diode clamped inverter are twenty-seven statuses. In this way, by utilize of three zero vectors, twelve small vectors, six middle vectors, and six large vectors, it can appreciate twenty-seven space voltage vectors. As shown in Fig. 4.a, for the operation of the space voltage vectors, this spatial split into six large portion (I-VI) all of them are sectioned into four small sectors (A, B, C, and D) as clarified in Fig. 4.b.

Figure 4: (a) Switching statuses for diode clamped inverter. (b) Division of first sector (I)

From Fig. 4.a, the first big sector (I) angle is ($0^\circ-60^\circ$), the second big sector (II) angle is ($60^\circ-120^\circ$), the third big sector (III) angle is ($120^\circ-180^\circ$), the fourth big sector (IV) angle is ($180^\circ-240^\circ$), the fifth big sector (V) angle is ($240^\circ-300^\circ$), and the last sector is sixth big sector (VI) with angle ($300^\circ-360^\circ$). As clarified in Fig. 4.b, by employed different vectors, the four small sectors (A, B, C, and D) can be achievement. In this case, when reference voltage ($V_{ref}$) is lying in triangle (C), then the reference voltage ($V_{ref}$)is made-up of vectors ($V_1, V_7, and V_8$), according to the rule of adjacent triangle vectors. To calculate the time duration of three closest voltage vectors, it can be utilize the equations (12-15) when reference voltage is placed in sector-I as demonstrated in Fig. 4.b.

Zone A: $V_{ref}T_s = T_aV_1 + T_bV_0 + T_cV_2$  \hspace{1cm} (12)  
Zone B: $V_{ref}T_s = T_aV_1 + T_bV_8 + T_cV_2$  \hspace{1cm} (13)  
Zone C: $V_{ref}T_s = T_aV_1 + T_bV_0 + T_cV_7$  \hspace{1cm} (14)  
Zone D: $V_{ref}T_s = T_aV_9 + T_bV_8 + T_cV_2$  \hspace{1cm} (15)  

Switching time duration of each voltage vector is lists in Table 2 when reference voltage is placed in the first sector (I).
Table 2: Time duration of voltage vectors in first sector (I)

<table>
<thead>
<tr>
<th>Zone</th>
<th>( T_a )</th>
<th>( T_b )</th>
<th>( T_c )</th>
</tr>
</thead>
<tbody>
<tr>
<td>A</td>
<td>( T_s \left[ 2K \sin \left( \frac{\pi}{3} - \theta \right) \right] )</td>
<td>( T_s \left[ 1 - 2K \sin \left( \frac{\pi}{3} + \theta \right) \right] )</td>
<td>( T_s \left[ 2K \sin(\theta) \right] )</td>
</tr>
<tr>
<td>B</td>
<td>( T_s \left[ 1 - 2K \sin(\theta) \right] )</td>
<td>( T_s \left[ 2K \sin \left( \frac{\pi}{3} + \theta \right) - 1 \right] )</td>
<td>( T_s \left[ 1 - 2K \sin \left( \frac{\pi}{3} - \theta \right) \right] )</td>
</tr>
<tr>
<td>C</td>
<td>( T_s \left[ 2 - 2K \sin \left( \frac{\pi}{3} + \theta \right) \right] )</td>
<td>( T_s \left[ 2K \sin(\theta) \right] )</td>
<td>( T_s \left[ 2 - 2K \sin \left( \frac{\pi}{3} - \theta \right) \right] )</td>
</tr>
<tr>
<td>D</td>
<td>( T_s \left[ 2K \sin(\theta) - 1 \right] )</td>
<td>( T_s \left[ 2K \sin \left( \frac{\pi}{3} - \theta \right) \right] )</td>
<td>( T_s \left[ 2 - 2K \sin \left( \frac{\pi}{3} + \theta \right) \right] )</td>
</tr>
</tbody>
</table>

Where \((T_s)\) is sampling time of switching time, \((T_a, T_b, \text{and} T_c)\) are time duration of voltage vectors \((V_a, V_b, \text{and} V_c)\), \((K)\) is \(2|V_{\text{ref}}|/\sqrt{3V_{dc}}\), \((\theta)\) is angle from \((\alpha)\) axis to reference voltage, \(|V_{\text{ref}}|\) is absolute value of reference vector, and \((V_{dc})\) is dc-reference voltage. Likewise, for various big sectors (I-VI), the time period of three adjacent voltage vectors can be calculated [19].

3. STRATEGY OF THE PROPOSED DC-UNBALANCE CONTROL

The scheme of the proposed control algorithm is demonstrated as seen in Fig. 5. Park’s transformation is dedicated to convert load currents and inverter currents into the \(d\)-q rotating reference frame by exploited phase locked loop, thereby the load and inverter currents orientation will be aligned with the three phase voltage supply.

The direct-axis and quadrature axis represented the real and reactive components of three phase load currents with the fundamental frequency [20]. To keep-up the voltage of DC-bus capacitors invariable, the \(P_{\text{DC}}\) controller is employed. Consequently, the active power passing through the shunt active harmonic filter and the currents of \(d\)-axis and \(q\)-axis are regulated by devoted \(P_{\text{d}}\) and \(P_{\text{q}}\) current controller. This achieved by comparing the actual voltage of the DC-bus capacitors with the desired voltage of DC-bus capacitors. The \(P_{\text{DC}}\) controller receive the difference voltage which is the active current necessitated to keep the voltage of DC-bus capacitors [21]. The output of \(P_{\text{DC}}\) controller is a part of current harmonic components of \(d\)-axis reference to produce the entire current with \(d\)-axis for the
reference current controller. The DC-link capacitor acts as storage of energy to provide the active power during the transient time and to keep the DC-link voltage in steady state period with a little ripple [22].

4. SIMULATION RESULTS AND DISCUSSION

The presented work of MSVPWM technique based- SAPF for three-phase three-level diode clamped inverter fed compensation currents at nearest point from the load renowned as point of common coupling for source currents THD percent mitigation is simulated via MATLAB/SIMULINK power system as illustrated by Fig. 6. To evidence the efficiency of the presented control technique, a simulation work has been carried out on non-linear loads were operated at balanced and unbalanced power system voltage condition dedicated the parameters as tabulated in Table 3.

<table>
<thead>
<tr>
<th>Table 3: Parameters of Simulation for Proposed Model</th>
</tr>
</thead>
<tbody>
<tr>
<td>Parameter</td>
</tr>
<tr>
<td>Source Voltage/Phase(rms)</td>
</tr>
<tr>
<td>Supply frequency</td>
</tr>
<tr>
<td>Non-linear Loads</td>
</tr>
<tr>
<td>DC-reference Voltage</td>
</tr>
<tr>
<td>DC-Link Capacitor Voltage/Capacitor</td>
</tr>
<tr>
<td>DC-Link Capacitance/Capacitor</td>
</tr>
<tr>
<td>Filter Inductance</td>
</tr>
</tbody>
</table>
**Figure 6**: Simulation of Proposed Model Using MATLAB/SIMULINK. (a) SAPF. (b) MSVPWM

### 4.1 Simulation Results With and Without MSVPWM Based-SAPF Under Balanced Source Voltage

Fig.7.a shows the supply voltages and source currents without SAHF and Fig.7.c show the waveforms of supply voltages, source currents, compensating currents, and DC-bus capacitor voltages with MSVPWM based-SAPF. Supply currents ($I_S$) with MSVPWM based-SAPF are ideal sinusoidal and have same phase angle with source voltage ($V_S$) when compared with the input waveforms of source voltages and currents as demonstrated in Fig. 7.a. The DC-bus capacitor voltage with MSVPWM based-SAPF contained little ripple compared to CSVPWM based-SAPF as seen in Fig. 7.c and Fig. 7.b respectively in steady-state time.
Figure 7: Simulation Results of Waveforms under Balanced Condition. (a) Without Compensation. (b) With CSVPWM. (c) With MSVPWM.

Fig. 8.a, exhibit the analysis of Fast Fourier Transform (FFT) for supply currents without compensation currents ($I_C$) by SAPF and Fig. 8.c shows the Fast Fourier transform of source current ($I_S$) with compensation current by MSVPWM based-SAPF. The source current with applied MSVPWM based-SAPF achieved a significant mitigation in 3.58% THD compared to 28.57% THD without current compensation by SAPF and better performance than 5.13% THD when employed conventional SVPWM as in Fig. 8.b.
Figure 8: FFT Analysis of Source Current under Balanced Condition. (a) Without Compensation. (b) With CSVPWM. (c) With MSVPWM.

4.2 Simulation Results With and Without MSVPWM Based-SAPF Under Unbalanced Source Voltage

MSVPWM technique based-SAPF was tested under unbalanced power system distributed phase voltages as ($V_a = 210 \, V$, $V_b = 220 \, V$, and $V_c = 230 \, V$). Fig. 9.a shows the supply voltages and source currents without MSVPWM based-SAHF and Fig. 9.c display the waveforms of supply voltages, source currents, compensating currents, and DC-bus capacitor voltages with MSVPWM based-SAPF. Supply currents with MSVPWM based-SAPF are ideal sinusoidal and has same phase angle with supply voltage when compared with the input waveforms of voltages and currents respectively shown by Fig. 9.a. The voltage of DC-bus capacitor with MSVPWM based-SAPF comprise very small ripple compared to CSVPWM based-SAPF as evident in Fig. 9.c and Fig. 9.b respectively in steady-state period.
**Figure 9:** Simulation Results of Waveforms under Balanced Condition. (a) Without Compensation. (b) With CSVPWM. (c) With MSVPWM

Fig. 10.a views the analysis of Fast Fourier Transform (FFT) for supply current under unbalanced source voltages without compensation currents by SAPF and Fig. 10.c shows the fast Fourier transform of source current under unbalanced source voltages with compensation current by SAPF. The source current with applied MSVPWM based-SAPF achieved a significant mitigation in 3.96% THD compared to 29.76%
THD without current compensation by SAPF and better performance than 5.45% THD when employed conventional SVPWM as in Fig. 10.b.

![Figure 10: FFT analysis of Source Current under Unbalanced Condition. (a) Without Compensation. (b) With CSVPWM. (c) With MSVPWM.](image)

**Table 4: Comparative analysis of supply current THD%**

<table>
<thead>
<tr>
<th>Supply Voltages</th>
<th>Without SAPF</th>
<th>With CSVPWM-SAPF</th>
<th>With MSVPWM-SAPF</th>
</tr>
</thead>
<tbody>
<tr>
<td>Balanced</td>
<td>28.57%</td>
<td>5.13%</td>
<td>3.58%</td>
</tr>
<tr>
<td>Unbalanced</td>
<td>29.76%</td>
<td>5.45%</td>
<td>3.96%</td>
</tr>
</tbody>
</table>

**5. CONCLUSION**

To mitigate of source currents THD% in power system distribution network, a MATLAB/Simulink model of three-level SVPWM technique has been proposed with three-phase multi-level diode clamped (DC) inverter based shunt active harmonic filter (SAHF). The supply currents THD% in consequence of various pulse width modulation (PWM) control techniques are estimated and compared under balanced and unbalanced source voltages by
FFT analysis. The simulation results indicated that the reduction of THD% from 28.57% to 5.13% for balanced supply voltage and from 29.76% to 5.45% for unbalanced source voltage by using conventional SVPWM technique based-SAPF. The proposed three-level SVPWM based-SAPF leads to further reduction in supply current THD% from 28.57% to 3.58% for balanced supply voltage and 29.76% to 3.96% for unbalanced source voltage. The simulation results under different cases as evident in table 4 illustrated that the proposed work employed Msvpwm based SAPF is better than CSVPWM method and achievement performance accepted by harmonics standard IEEE 519 (THD % less than 5%)[23]. The DC voltage of link capacitors with MSVPWM based-SAPF maintained at desired voltage with tiny ripple during the steady-state.

REFERENCE